Shirinzadeh, Saeideh.
In-Memory Computing Synthesis and Optimization / [electronic resource] : by Saeideh Shirinzadeh, Rolf Drechsler. - 1st ed. 2020. - XI, 115 p. 29 illus., 12 illus. in color. online resource.
Chapter 1: Introduction -- Chapter 2: Background -- Chapter 3: BDD Optimization and Approximation: A Multi-Criteria Approach -- Chapter 4: Synthesis for Logic-in-Memory Computing using RRAM -- Chapter 5: Compilation and Wear Le0veling for Programmable Logic-in-Memory (PLiM) Architecture -- Chapter 6: Conclusions.
This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime. Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing; Describes automated compilation of programmable logic-in-memory computer architectures; Includes several effective optimization algorithm also applicable to classical logic synthesis; Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.
9783030180263
10.1007/978-3-030-18026-3 doi
Electronic circuits.
Microprocessors.
Computer architecture.
Electronics.
Electronic Circuits and Systems.
Processor Architectures.
Electronics and Microelectronics, Instrumentation.
TK7867-7867.5
621.3815
In-Memory Computing Synthesis and Optimization / [electronic resource] : by Saeideh Shirinzadeh, Rolf Drechsler. - 1st ed. 2020. - XI, 115 p. 29 illus., 12 illus. in color. online resource.
Chapter 1: Introduction -- Chapter 2: Background -- Chapter 3: BDD Optimization and Approximation: A Multi-Criteria Approach -- Chapter 4: Synthesis for Logic-in-Memory Computing using RRAM -- Chapter 5: Compilation and Wear Le0veling for Programmable Logic-in-Memory (PLiM) Architecture -- Chapter 6: Conclusions.
This book describes a comprehensive approach for synthesis and optimization of logic-in-memory computing hardware and architectures using memristive devices, which creates a firm foundation for practical applications. Readers will get familiar with a new generation of computer architectures that potentially can perform faster, as the necessity for communication between the processor and memory is surpassed. The discussion includes various synthesis methodologies and optimization algorithms targeting implementation cost metrics including latency and area overhead as well as the reliability issue caused by short memory lifetime. Presents a comprehensive synthesis flow for the emerging field of logic-in-memory computing; Describes automated compilation of programmable logic-in-memory computer architectures; Includes several effective optimization algorithm also applicable to classical logic synthesis; Investigates unbalanced write traffic in logic-in-memory architectures and describes wear leveling approaches to alleviate it.
9783030180263
10.1007/978-3-030-18026-3 doi
Electronic circuits.
Microprocessors.
Computer architecture.
Electronics.
Electronic Circuits and Systems.
Processor Architectures.
Electronics and Microelectronics, Instrumentation.
TK7867-7867.5
621.3815