Larus, James R.
Transactional Memory [electronic resource] / by James R. Larus, Ravi Rajwar. - 1st ed. 2007. - IV, 226 p. online resource. - Synthesis Lectures on Computer Architecture, 1935-3243 . - Synthesis Lectures on Computer Architecture, .
Introduction -- Programming Transactional Memory -- Software Transactional Memory -- Hardware-Supported Transactional Memory -- Conclusions.
The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results. At a higher level, a computation wrapped in a transaction executes atomically - either it completes successfully and commits its result in its entirety or it aborts. In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently. Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, runtime system, and hardware. The challenge for the system implementers is to build an efficient transactional memory infrastructure. This book presents an overview of the state of the art in the design and implementation of transactional memory systems, as of early summer 2006.
9783031017193
10.1007/978-3-031-01719-3 doi
Electronic circuits.
Microprocessors.
Computer architecture.
Electronic Circuits and Systems.
Processor Architectures.
TK7867-7867.5
621.3815
Transactional Memory [electronic resource] / by James R. Larus, Ravi Rajwar. - 1st ed. 2007. - IV, 226 p. online resource. - Synthesis Lectures on Computer Architecture, 1935-3243 . - Synthesis Lectures on Computer Architecture, .
Introduction -- Programming Transactional Memory -- Software Transactional Memory -- Hardware-Supported Transactional Memory -- Conclusions.
The advent of multicore processors has renewed interest in the idea of incorporating transactions into the programming model used to write parallel programs. This approach, known as transactional memory, offers an alternative, and hopefully better, way to coordinate concurrent threads. The ACI (atomicity, consistency, isolation) properties of transactions provide a foundation to ensure that concurrent reads and writes of shared data do not produce inconsistent or incorrect results. At a higher level, a computation wrapped in a transaction executes atomically - either it completes successfully and commits its result in its entirety or it aborts. In addition, isolation ensures the transaction produces the same result as if no other transactions were executing concurrently. Although transactions are not a parallel programming panacea, they shift much of the burden of synchronizing and coordinating parallel computations from a programmer to a compiler, runtime system, and hardware. The challenge for the system implementers is to build an efficient transactional memory infrastructure. This book presents an overview of the state of the art in the design and implementation of transactional memory systems, as of early summer 2006.
9783031017193
10.1007/978-3-031-01719-3 doi
Electronic circuits.
Microprocessors.
Computer architecture.
Electronic Circuits and Systems.
Processor Architectures.
TK7867-7867.5
621.3815