Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design (Record no. 54524)

000 -LEADER
fixed length control field 03707nam a22004575i 4500
001 - CONTROL NUMBER
control field 978-3-319-08753-5
005 - DATE AND TIME OF LATEST TRANSACTION
control field 20200421111653.0
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 140724s2015 gw | s |||| 0|eng d
020 ## - INTERNATIONAL STANDARD BOOK NUMBER
ISBN 9783319087535
-- 978-3-319-08753-5
082 04 - CLASSIFICATION NUMBER
Call Number 621.3815
100 1# - AUTHOR NAME
Author Chen, Weiwei.
245 10 - TITLE STATEMENT
Title Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
300 ## - PHYSICAL DESCRIPTION
Number of Pages XIX, 145 p. 51 illus., 41 illus. in color.
505 0# - FORMATTED CONTENTS NOTE
Remark 2 Introduction -- The ConcurrenC Model of Computation -- Synchronous Parallel Discrete Event Simulation -- Out-of-order Parallel Discrete Event Simulation -- Optimized Out-of-order Parallel Discrete Event Simulation -- Comparison and Outlook -- Utilizing the Parallel Simulation Infrastructure -- Conclusions.
520 ## - SUMMARY, ETC.
Summary, etc This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems.  It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time.  Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today's multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions.  She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays' multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.   • Provides an introduction to electronic system-level (ESL) design, along with background on simulation execution semantics for ESL models; • Discusses discrete event simulation, along with synchronous and out-of-order parallel discrete simulation approaches, including the underlying data structure, the scheduling algorithm, and the predictive static code analysis technique; • Includes guidelines for choosing among different simulation and diagnosis approaches for models with different features; • Presents the model analysis approaches to increase the observability for parallel ESL model development.
856 40 - ELECTRONIC LOCATION AND ACCESS
Uniform Resource Identifier http://dx.doi.org/10.1007/978-3-319-08753-5
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type eBooks
264 #1 -
-- Cham :
-- Springer International Publishing :
-- Imprint: Springer,
-- 2015.
336 ## -
-- text
-- txt
-- rdacontent
337 ## -
-- computer
-- c
-- rdamedia
338 ## -
-- online resource
-- cr
-- rdacarrier
347 ## -
-- text file
-- PDF
-- rda
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Engineering.
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Microprocessors.
650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Electronic circuits.
650 14 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Engineering.
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Circuits and Systems.
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Processor Architectures.
650 24 - SUBJECT ADDED ENTRY--SUBJECT 1
-- Electronic Circuits and Devices.
912 ## -
-- ZDB-2-ENG

No items available.