Design for embedded image processing on FPGAs / (Record no. 59787)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 08427nam a2201213 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 6016259 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20200421114236.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 151221s2011 njua ob 001 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9780470828519 |
| -- | ebook |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | electronic |
| 082 04 - CLASSIFICATION NUMBER | |
| Call Number | 621.39/9 |
| 100 1# - AUTHOR NAME | |
| Author | Bailey, Donald G. |
| 245 10 - TITLE STATEMENT | |
| Title | Design for embedded image processing on FPGAs / |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | 1 PDF (xvi, 482 pages) : |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Preface -- Acknowledgements -- 1 Image Processing -- 1.1 Basic Definitions -- 1.2 Image Formation -- 1.3 Image Processing Operations -- 1.4 Example Application -- 1.5 Real-Time Image Processing -- 1.6 Embedded Image Processing -- 1.7 Serial Processing -- 1.8 Parallelism -- 1.9 Hardware Image Processing Systems -- 2 Field Programmable Gate Arrays -- 2.1 Programmable Logic -- 2.2 FPGAs and Image Processing -- 2.3 Inside an FPGA -- 2.4 FPGA Families and Features -- 2.5 Choosing an FPGA or Development Board -- 3 Languages -- 3.1 Hardware Description Languages -- 3.2 Software-Based Languages -- 3.3 Visual Languages -- 3.4 Summary -- 4 Design Process -- 4.1 Problem Specification -- 4.2 Algorithm Development -- 4.3 Architecture Selection -- 4.4 System Implementation -- 4.5 Designing for Tuning and Debugging -- 5 Mapping Techniques -- 5.1 Timing Constraints -- 5.2 Memory Bandwidth Constraints -- 5.3 Resource Constraints -- 5.4 Computational Techniques -- 5.5 Summary -- 6 Point Operations -- 6.1 Point Operations on a Single Image -- 6.2 Point Operations on Multiple Images -- 6.3 Colour Image Processing -- 6.4 Summary -- 7 Histogram Operations -- 7.1 Greyscale Histogram -- 7.2 Multidimensional Histograms -- 8 Local Filters -- 8.1 Caching -- 8.2 Linear Filters -- 8.3 Nonlinear Filters -- 8.4 Rank Filters -- 8.5 Colour Filters -- 8.6 Morphological Filters -- 8.7 Adaptive Thresholding -- 8.8 Summary -- 9 Geometric Transformations -- 9.1 Forward Mapping -- 9.2 Reverse Mapping -- 9.3 Interpolation -- 9.4 Mapping Optimisations -- 9.5 Image Registration -- 10 Linear Transforms -- 10.1 Fourier Transform -- 10.2 Discrete Cosine Transform -- 10.3 Wavelet Transform -- 10.4 Image and Video Coding -- 11 Blob Detection and Labelling -- 11.1 Bounding Box -- 11.2 Run-Length Coding -- 11.3 Chain Coding -- 11.4 Connected Component Labelling -- 11.5 Distance Transform -- 11.6 Watershed Transform -- 11.7 Hough Transform -- 11.8 Summary -- 12 Interfacing -- 12.1 Camera Input -- 12.2 Display Output. |
| 505 8# - FORMATTED CONTENTS NOTE | |
| Remark 2 | 12.3 Serial Communication -- 12.4 Memory -- 12.5 Summary -- 13 Testing, Tuning and Debugging -- 13.1 Design -- 13.2 Implementation -- 13.3 Tuning -- 13.4 Timing Closure -- 14 Example Applications -- 14.1 Coloured Region Tracking -- 14.2 Lens Distortion Correction -- 14.3 Foveal Sensor -- 14.4 Range Imaging -- 14.5 Real-Time Produce Grading -- 14.6 Summary -- References -- Index. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | Dr Donald Bailey starts with introductory material considering the problem of embedded image processing, and how some of the issues may be solved using parallel hardware solutions. Field programmable gate arrays (FPGAs) are introduced as a technology that provides flexible, fine-grained hardware that can readily exploit parallelism within many image processing algorithms. A brief review of FPGA programming languages provides the link between a software mindset normally associated with image processing algorithms, and the hardware mindset required for efficient utilization of a parallel hardware design. The design process for implementing an image processing algorithm on an FPGA is compared with that for a conventional software implementation, with the key differences highlighted. Particular attention is given to the techniques for mapping an algorithm onto an FPGA implementation, considering timing, memory bandwidth and resource constraints, and efficient hardware computational techniques. Extensive coverage is given of a range of low and intermediate level image processing operations, discussing efficient implementations and how these may vary according to the application. The techniques are illustrated with several example applications or case studies from projects or applications the author has been involved with. Issues such as interfacing between the FPGA and peripheral devices are covered briefly, as is designing the system in such a way that it can be more readily debugged and tuned.. Provides a bridge between algorithms and hardware. Demonstrates how to avoid many of the potential pitfalls. Offers practical recommendations and solutions. Illustrates several real-world applications and case studies. Allows those with software backgrounds to understand efficient hardware implementationDesign for Embedded Image Processing on FPGAs is ideal for researchers and engineers in the vision or image processing industry, who are looking at smart sensors, machine vision, and robotic vision, as well as FPGA developers and application engineers.The book can also be used by graduate students studying imaging systems, computer engineering, digital design, circuit design, or computer science. It can also be used as supplementary text for courses in advanced digital design, algorithm and hardware implementation, and digital signal processing and applications.Lecture slides for instructors available at:www.wiley.com/go/bailey/fpga. |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=6016259 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks |
| 264 #1 - | |
| -- | New York, NY : |
| -- | Wiley, |
| -- | 2011. |
| 264 #2 - | |
| -- | [Piscataqay, New Jersey] : |
| -- | IEEE Xplore, |
| -- | [2011] |
| 336 ## - | |
| -- | text |
| -- | rdacontent |
| 337 ## - | |
| -- | electronic |
| -- | isbdmedia |
| 338 ## - | |
| -- | online resource |
| -- | rdacarrier |
| 588 ## - | |
| -- | Description based on PDF viewed 12/21/2015. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Embedded computer systems. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Field programmable gate arrays. |
| 695 ## - | |
| -- | Algorithm design and analysis |
| 695 ## - | |
| -- | Bandwidth |
| 695 ## - | |
| -- | Bibliographies |
| 695 ## - | |
| -- | Brightness |
| 695 ## - | |
| -- | Cameras |
| 695 ## - | |
| -- | Clocks |
| 695 ## - | |
| -- | Codecs |
| 695 ## - | |
| -- | Color |
| 695 ## - | |
| -- | Computer architecture |
| 695 ## - | |
| -- | Computers |
| 695 ## - | |
| -- | Digital images |
| 695 ## - | |
| -- | Equations |
| 695 ## - | |
| -- | Fast Fourier transforms |
| 695 ## - | |
| -- | Field programmable gate arrays |
| 695 ## - | |
| -- | Frequency domain analysis |
| 695 ## - | |
| -- | Generators |
| 695 ## - | |
| -- | Hardware |
| 695 ## - | |
| -- | Heuristic algorithms |
| 695 ## - | |
| -- | Histograms |
| 695 ## - | |
| -- | IEEE 1394 Standard |
| 695 ## - | |
| -- | Image coding |
| 695 ## - | |
| -- | Image color analysis |
| 695 ## - | |
| -- | Image edge detection |
| 695 ## - | |
| -- | Image processing |
| 695 ## - | |
| -- | Image segmentation |
| 695 ## - | |
| -- | Image sensors |
| 695 ## - | |
| -- | Indexes |
| 695 ## - | |
| -- | Integrated circuit interconnections |
| 695 ## - | |
| -- | Integrated circuit modeling |
| 695 ## - | |
| -- | Iron |
| 695 ## - | |
| -- | Labeling |
| 695 ## - | |
| -- | Lenses |
| 695 ## - | |
| -- | Lighting |
| 695 ## - | |
| -- | Logic gates |
| 695 ## - | |
| -- | Mathematical model |
| 695 ## - | |
| -- | Memory management |
| 695 ## - | |
| -- | Multiplexing |
| 695 ## - | |
| -- | Nanometers |
| 695 ## - | |
| -- | Noise |
| 695 ## - | |
| -- | PROM |
| 695 ## - | |
| -- | Pipeline processing |
| 695 ## - | |
| -- | Pipelines |
| 695 ## - | |
| -- | Propagation delay |
| 695 ## - | |
| -- | Protocols |
| 695 ## - | |
| -- | Radiation detectors |
| 695 ## - | |
| -- | Random access memory |
| 695 ## - | |
| -- | Registers |
| 695 ## - | |
| -- | Sensors |
| 695 ## - | |
| -- | Shift registers |
| 695 ## - | |
| -- | Software algorithms |
| 695 ## - | |
| -- | Streaming media |
| 695 ## - | |
| -- | Switches |
| 695 ## - | |
| -- | Synchronization |
| 695 ## - | |
| -- | Table lookup |
| 695 ## - | |
| -- | Testing |
| 695 ## - | |
| -- | Transfer functions |
| 695 ## - | |
| -- | Transforms |
| 695 ## - | |
| -- | Universal Serial Bus |
| 695 ## - | |
| -- | Wheels |
No items available.