Symbolic analysis techniques : (Record no. 73888)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 05074nam a2201273 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 5264205 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20220712205646.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 151221s1998 nyu ob 001 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9780470546512 |
| -- | electronic |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | electronic |
| 082 04 - CLASSIFICATION NUMBER | |
| Call Number | 621.3815 |
| 245 00 - TITLE STATEMENT | |
| Title | Symbolic analysis techniques : |
| Sub Title | applications to analog design automation / |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | 1 PDF (xix, 390 pages). |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Preface. Acknowledgments. Introduction. Symbolic Analysis Techniques: A Review. Symbolic Analysis of Sampled-Data Systems. Symbolic Analysis of Switched Analog Circuits. Hierarchical Symbolic Analysis of Large Analog Circuits. Symbolic Formula Approximation. Symbolic Analysis of Weakly Nonlinear Analog Integrated Circuits. Structural Synthesis and Optimization of Analog Circuits. Automated Analog Design Using Compiled Symbolic Models. Symbolic Signal Flow Graph Methods in Switched-Capacitor Design. Symbolic Methods in Semiconductor Parameter Extraction. Statistical Delay Characterization of CMOS Digital Combinational Circuits. Analog Testability and Fault Diagnosis Using Symbolic Analysis. Index. About the Editors. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | This timely, self-contained volume gathers information disseminated from journals, workshops, and conference proceedings to present the most recent and most important applications of symbolic analysis to analog circuit design. It features an in-depth tutorial introduction to the techniques and algorithms underlying modern symbolic analyzers, and includes exhaustive references at the end of each section. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| Subject | Linear integrated circuits |
| General subdivision | Design and construction |
| -- | Data processing. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| Subject | Symbolic circuit analysis. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Fern�andez, Francisco V., |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | https://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5264205 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks |
| 264 #1 - | |
| -- | New York : |
| -- | IEEE Press, |
| -- | c1998. |
| 264 #2 - | |
| -- | [Piscataqay, New Jersey] : |
| -- | IEEE Xplore, |
| -- | [1998] |
| 336 ## - | |
| -- | text |
| -- | rdacontent |
| 337 ## - | |
| -- | electronic |
| -- | isbdmedia |
| 338 ## - | |
| -- | online resource |
| -- | rdacarrier |
| 588 ## - | |
| -- | Description based on PDF viewed 12/21/2015. |
| 695 ## - | |
| -- | Admittance |
| 695 ## - | |
| -- | Algorithm design and analysis |
| 695 ## - | |
| -- | Analog circuits |
| 695 ## - | |
| -- | Analog integrated circuits |
| 695 ## - | |
| -- | Analytical models |
| 695 ## - | |
| -- | Approximation methods |
| 695 ## - | |
| -- | Binary trees |
| 695 ## - | |
| -- | Biographies |
| 695 ## - | |
| -- | Biological system modeling |
| 695 ## - | |
| -- | Bismuth |
| 695 ## - | |
| -- | Capacitance |
| 695 ## - | |
| -- | Capacitors |
| 695 ## - | |
| -- | Circuit faults |
| 695 ## - | |
| -- | Circuit synthesis |
| 695 ## - | |
| -- | Classification algorithms |
| 695 ## - | |
| -- | Clocks |
| 695 ## - | |
| -- | Closed-form solution |
| 695 ## - | |
| -- | Complexity theory |
| 695 ## - | |
| -- | Consumer electronics |
| 695 ## - | |
| -- | Cost function |
| 695 ## - | |
| -- | Data mining |
| 695 ## - | |
| -- | Data models |
| 695 ## - | |
| -- | Delay |
| 695 ## - | |
| -- | Design automation |
| 695 ## - | |
| -- | Equations |
| 695 ## - | |
| -- | Fault diagnosis |
| 695 ## - | |
| -- | Feedback amplifier |
| 695 ## - | |
| -- | Finite element methods |
| 695 ## - | |
| -- | Frequency domain analysis |
| 695 ## - | |
| -- | Harmonic analysis |
| 695 ## - | |
| -- | Indexes |
| 695 ## - | |
| -- | Integrated circuit modeling |
| 695 ## - | |
| -- | Kernel |
| 695 ## - | |
| -- | Knowledge based systems |
| 695 ## - | |
| -- | Layout |
| 695 ## - | |
| -- | MOSFETs |
| 695 ## - | |
| -- | Mathematical model |
| 695 ## - | |
| -- | Matrices |
| 695 ## - | |
| -- | Memory management |
| 695 ## - | |
| -- | Minimization |
| 695 ## - | |
| -- | Mixers |
| 695 ## - | |
| -- | Numerical analysis |
| 695 ## - | |
| -- | Numerical models |
| 695 ## - | |
| -- | Optimization |
| 695 ## - | |
| -- | Parameter extraction |
| 695 ## - | |
| -- | Partitioning algorithms |
| 695 ## - | |
| -- | Polynomials |
| 695 ## - | |
| -- | RLC circuits |
| 695 ## - | |
| -- | Resonant frequency |
| 695 ## - | |
| -- | Search problems |
| 695 ## - | |
| -- | Sections |
| 695 ## - | |
| -- | Semiconductor device measurement |
| 695 ## - | |
| -- | Semiconductor device modeling |
| 695 ## - | |
| -- | Software |
| 695 ## - | |
| -- | Solid modeling |
| 695 ## - | |
| -- | Sparse matrices |
| 695 ## - | |
| -- | Steady-state |
| 695 ## - | |
| -- | Switches |
| 695 ## - | |
| -- | Switching circuits |
| 695 ## - | |
| -- | Synchronization |
| 695 ## - | |
| -- | Systematics |
| 695 ## - | |
| -- | Testing |
| 695 ## - | |
| -- | Topology |
| 695 ## - | |
| -- | Transfer functions |
| 695 ## - | |
| -- | Transistors |
No items available.