Languages, Design Methods, and Tools for Electronic System Design (Record no. 77416)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 03582nam a22005655i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 978-3-030-02215-0 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20220801215354.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 181219s2019 sz | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9783030022150 |
| -- | 978-3-030-02215-0 |
| 082 04 - CLASSIFICATION NUMBER | |
| Call Number | 621.3815 |
| 245 10 - TITLE STATEMENT | |
| Title | Languages, Design Methods, and Tools for Electronic System Design |
| Sub Title | Selected Contributions from FDL 2017 / |
| 250 ## - EDITION STATEMENT | |
| Edition statement | 1st ed. 2019. |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | VII, 130 p. 83 illus., 73 illus. in color. |
| 490 1# - SERIES STATEMENT | |
| Series statement | Lecture Notes in Electrical Engineering, |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Remark 2 | 1. Automatic Integration of HDL IPs in Simulinkusing FMI and S-Function Interfaces -- 2. Towards Early Validation of Firmware-Based Power Management using Virtual Prototypes: A Constrained Random Approach -- 3. Symbolic Simulation of Dataflow Synchronous Programs with Timers -- 4. Language and Hardware Acceleration Backend for Graph Processing -- 5. Fault Analysis in Analog Circuits through Language Manipulation and Abstraction -- 6. A Methodology for Automated Consistency Checking Between Different Power-Aware Descriptions. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | This book brings together a selection of the best papers from the twentiethedition of the Forum on specification and Design Languages Conference (FDL), which took place on September 18-20, 2017, in Verona, Italy. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems. Covers modeling and verification methodologies targeting digital and analog systems; Addresses firmware development and validation; Targets both functional and non-functional properties; Includes descriptions of methods for reliable system design. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Große, Daniel. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Vinco, Sara. |
| 700 1# - AUTHOR 2 | |
| Author 2 | Patel, Hiren. |
| 856 40 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | https://doi.org/10.1007/978-3-030-02215-0 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks |
| 264 #1 - | |
| -- | Cham : |
| -- | Springer International Publishing : |
| -- | Imprint: Springer, |
| -- | 2019. |
| 336 ## - | |
| -- | text |
| -- | txt |
| -- | rdacontent |
| 337 ## - | |
| -- | computer |
| -- | c |
| -- | rdamedia |
| 338 ## - | |
| -- | online resource |
| -- | cr |
| -- | rdacarrier |
| 347 ## - | |
| -- | text file |
| -- | |
| -- | rda |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Electronic circuits. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Microprocessors. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Computer architecture. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Electronics. |
| 650 14 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Electronic Circuits and Systems. |
| 650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Processor Architectures. |
| 650 24 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Electronics and Microelectronics, Instrumentation. |
| 830 #0 - SERIES ADDED ENTRY--UNIFORM TITLE | |
| -- | 1876-1119 ; |
| 912 ## - | |
| -- | ZDB-2-ENG |
| 912 ## - | |
| -- | ZDB-2-SXE |
No items available.