Normal view
MARC view
Ayala, Jose L. editor. (Personal Name)
Machine generated authority record.
Work cat.: (OSt): Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation