VERIFICATION TECHNIQUES FOR SYSTEM- LEVEL DESIGN
By: FUJITA,M AND OTHERS.
Material type:
BookPublisher: Amsterdam Morgan Kaufmann 2008Description: viii+240p.,22x19Cms.ISBN: 0123706164.DDC classification: 621.38195 F949
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
CENTRAL LIBRARY | 621.38195 F949 (Browse shelf) | Available | 079057 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
|
|
No cover image available | No cover image available |
|
No cover image available |
|
||
| 621.38195 F89C Computer Studies | 621.38195 F922 INTRODUCTION TO MODELING AND SIMULATION OF TECHNICAL AND PHYSICAL SYSTEMS WITH M | 621.38195 F949 SEQUENTIAL METHODS IN PATTERN RECOGNITION AND MACHINE LEARNING | 621.38195 F949 VERIFICATION TECHNIQUES FOR SYSTEM- LEVEL DESIGN | 621.38195 F979 INFORMATION SYSTEMS REENGINEERING AND INTEGRATION | 621.38195 F9826 COMPUTERS AND INFORMATION PROCESSING | 621.38195 G146 PC GUIDE FOR UPGRADING AND FIXING YOUR COMPUTER: THE EARLIEST WAY TO LEARN TO UP |
There are no comments for this item.