VLSI PHYSICAL DESIGN: GRAPH PARTITIONING TO TIMING CLOSURE
By: KAHNG, A.B. et.al.
Material type:![materialTypeLabel](/opac-tmpl/lib/famfamfam/BK.png)
Item type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
![]() |
CENTRAL LIBRARY | 621.38175 K48 (Browse shelf) | Available | 095271 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
No cover image available | No cover image available | No cover image available | No cover image available |
![]() |
![]() |
No cover image available | ||
621.38175 K16 CMOS DIGITAL INTEGRATED CIRCUITS | 621.38175 K16 CMOS DIGITAL INTEGRATED CIRCUITS | 621.38175 K16 CMOS DIGITAL INTEGRATED CIRCUITS | 621.38175 K48 VLSI PHYSICAL DESIGN: GRAPH PARTITIONING TO TIMING CLOSURE | 621.38175 K75 OVERSAMPLED DELTA SIGMA MODULATIONS :ANALYSIS,APPLICATIONS AND NOVEL TOPOLOGIES | 621.38175 K95 ESSENTIAL PRINCIPLES OF IMAGE SENSORS | 621.38175 K956 VLSI AND MODERN SIGNAL PROCESSING |
There are no comments for this item.