Cover image

Normal view MARC view ISBD view

Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers

By: Vishwanathan, Bhat Satish .

Material type: materialTypeLabel

materialTypeLabel

BookPublisher: Surathkal K.R.E.C 1998DDC classification: 378.242 V85D

average rating: 0.0 (0 votes)

Holdings ( 1 )
Comments ( 0 )
Book reviews by critics ( XXX )

Item type	Current location	Collection	Call number	Status	Date due	Barcode
Thesis	CENTRAL LIBRARY	M.Tech Thesis	378.242 V85D (Browse shelf)	Not for loan		TH063915

Browsing CENTRAL LIBRARY Shelves , Collection code: M.Tech Thesis Close shelf browser

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	378.242 V829P Project Information Tool	378.242 V834L Load Forecasting Techniques And Estimation Of Statistics	378.242 V857D Design Aspects Of Marine Outfall Systems	378.242 V85D Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers	378.242 Y13E Experimental Investigation of The Anchorage Zone Stresses	378.242 Y16A Active Noise Control	378.242 Y28F Feed Control of CNC Machine Using Multivariable Control Theory	Next

There are no comments for this item.

Log in to your account to post a comment.

More book reviews at iDreamBooks.com

© 2024. All rights reserved. Central Library, National Institute of Technology Karnataka, Surathkal. Visitors

website counter

Powered by Koha Implemented by Total IT Software Solutions