CAD for VLSI
By: Chiplunkar,Niranjan N.
Contributor(s): Kothari,Manjunath.
Material type:
BookPublisher: NITTE NMAMIT Publications 2007Description: p.177.ISBN: 9788175258204.Subject(s): Basic VLSI Design | Scheduling in High level Synthesis | Data Path Allocation in High level Synthesis | Physical SynthesisDDC classification: 621.395 C35C
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Donated Books
|
CENTRAL LIBRARY | 621.395 C35C (Browse shelf) | Available | G00423 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
|
|
|
|
|
|
No cover image available | ||
| 621.395 B11D Design Automation for Differential MOS Current-Mode Logic Circuits | 621.395 B877 Field-Programmable Gate Arrays | 621.395 B978 ESSENTIALS OF ELECTRONIC TESTING FOR DIGITAL, MEMORY AND MIXED-SIGNAL VLSI CIRCU | 621.395 C35C CAD for VLSI | 621.395 C378 Digital Design and Verilog HDL Fundamentals | 621.395 C3787 CMOS RFIC Design Principles | 621.395 C397 Public Electricity Supply All India Statistics, |
There are no comments for this item.