Normal view MARC view ISBD view

Integrated circuit design for radiation environments / Stephen J. Gaul, Nicolaas van Vonno, Steven H. Voldman, Wesley H. Morris.

By: Gaul, Stephen J, 1957- [author.].
Contributor(s): Vonno, Nocolaas van [author.] | Voldman, Steven H [author.] | Morris, Wesley H [author.].
Material type: materialTypeLabelBookPublisher: Hoboken, NJ : Wiley, 2020Copyright date: ©2020Description: 1 online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781118701850; 1118701852; 9781118701867; 1118701860; 1118701879; 9781118701874.Subject(s): Integrated circuits -- Design and construction | Semiconductors -- Effect of radiation on | TECHNOLOGY & ENGINEERING -- Electronics -- Circuits -- General | Integrated circuits -- Design and construction | Semiconductors -- Effect of radiation onGenre/Form: Electronic books.Additional physical formats: Print version:: Integrated circuit design for radiation environments.DDC classification: 621.3815 Online resources: Wiley Online Library Summary: "The authors structure the book so that readers can understand the problem of radiation effects first, then understand the skills of layout design and ciruit design after. Chapter One and Chapter Two introduce semiconductors and radiation environments including space, atmospheric and terrestrial environments. Chapter Three details radiation and semiconductor physics. It discusses elementary particle physics so that readers can see how the areas of semiconductors and fundamental interact. Radioactive decay, field equations and transistors are presented in this section too. Damage mechanisms in semiconductors is covered in Chapter Four, including coverage of radiation damage in silicon devices. This leads on logically to single event effects in the next chapter, covering single event upset (SEU), single event gate rupture (SEGR), single event transient (SET), single event latchup (SEL), and radiation techniques. Chapter Six presents radiation-hard semiconductor process and layout techniques, with information on off-the-shelf process technology, and device specific hardening methods. Helpful SEU semiconductor process solutions for SEU are covered in detail in Chapter Seven. Solutions covered include: wells, p-wells, isolation, triple-well, sub-collectors, deep trench and more. Chapter Eight goes into detail on the area of SEU circuit solutions, while Chapter Nine details latchup semiconductor process solutions. Chapter Ten presents Latchup circuit solutions and concluds with a look at emerging effects in future technologies"-- Provided by publisher.
    average rating: 0.0 (0 votes)
No physical items for this record

Includes bibliographical references and index.

"The authors structure the book so that readers can understand the problem of radiation effects first, then understand the skills of layout design and ciruit design after. Chapter One and Chapter Two introduce semiconductors and radiation environments including space, atmospheric and terrestrial environments. Chapter Three details radiation and semiconductor physics. It discusses elementary particle physics so that readers can see how the areas of semiconductors and fundamental interact. Radioactive decay, field equations and transistors are presented in this section too. Damage mechanisms in semiconductors is covered in Chapter Four, including coverage of radiation damage in silicon devices. This leads on logically to single event effects in the next chapter, covering single event upset (SEU), single event gate rupture (SEGR), single event transient (SET), single event latchup (SEL), and radiation techniques. Chapter Six presents radiation-hard semiconductor process and layout techniques, with information on off-the-shelf process technology, and device specific hardening methods. Helpful SEU semiconductor process solutions for SEU are covered in detail in Chapter Seven. Solutions covered include: wells, p-wells, isolation, triple-well, sub-collectors, deep trench and more. Chapter Eight goes into detail on the area of SEU circuit solutions, while Chapter Nine details latchup semiconductor process solutions. Chapter Ten presents Latchup circuit solutions and concluds with a look at emerging effects in future technologies"-- Provided by publisher.

Online resource; title from digital title page (viewed on February 26, 2020).

There are no comments for this item.

Log in to your account to post a comment.