Central Library

Normal view MARC view ISBD view

Fuzzy Logic Based Power-Efficient Real-Time Multi-Core System [electronic resource] / by Jameel Ahmed, Mohammed Yakoob Siyal, Shaheryar Najam, Zohaib Najam.

By: Ahmed, Jameel [author.].
Contributor(s): Siyal, Mohammed Yakoob [author.] | Najam, Shaheryar [author.] | Najam, Zohaib [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookSeries: SpringerBriefs in Computational Intelligence: Publisher: Singapore : Springer Nature Singapore : Imprint: Springer, 2017Edition: 1st ed. 2017.Description: IX, 62 p. 40 illus., 22 illus. in color. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9789811031205.Subject(s): Computational intelligence | Microprocessors | Computer architecture | Electronic circuits | Computational Intelligence | Processor Architectures | Electronic Circuits and SystemsAdditional physical formats: Printed edition:: No title; Printed edition:: No titleDDC classification: 006.3 Online resources: Click here to access online
Contents:
Multiprocessors and Cache Memory -- Energy Delay Product and Throughput -- Challenges and Issues in Modern Computer Architectures -- Real-Time Power And Performance Aware System -- Fuzzy Logic Theory. .
In: Springer Nature eBookSummary: This book focuses on identifying the performance challenges involved in computer architectures, optimal configuration settings and analysing their impact on the performance of multi-core architectures. Proposing a power and throughput-aware fuzzy-logic-based reconfiguration for Multi-Processor Systems on Chip (MPSoCs) in both simulation and real-time environments, it is divided into two major parts. The first part deals with the simulation-based power and throughput-aware fuzzy logic reconfiguration for multi-core architectures, presenting the results of a detailed analysis on the factors impacting the power consumption and performance of MPSoCs. In turn, the second part highlights the real-time implementation of fuzzy-logic-based power-efficient reconfigurable multi-core architectures for Intel and Leone3 processors. .
    average rating: 0.0 (0 votes)
No physical items for this record

Multiprocessors and Cache Memory -- Energy Delay Product and Throughput -- Challenges and Issues in Modern Computer Architectures -- Real-Time Power And Performance Aware System -- Fuzzy Logic Theory. .

This book focuses on identifying the performance challenges involved in computer architectures, optimal configuration settings and analysing their impact on the performance of multi-core architectures. Proposing a power and throughput-aware fuzzy-logic-based reconfiguration for Multi-Processor Systems on Chip (MPSoCs) in both simulation and real-time environments, it is divided into two major parts. The first part deals with the simulation-based power and throughput-aware fuzzy logic reconfiguration for multi-core architectures, presenting the results of a detailed analysis on the factors impacting the power consumption and performance of MPSoCs. In turn, the second part highlights the real-time implementation of fuzzy-logic-based power-efficient reconfigurable multi-core architectures for Intel and Leone3 processors. .

There are no comments for this item.

Log in to your account to post a comment.