Dual Mode Logic A New Paradigm for Digital IC Design / [electronic resource] :
by Itamar Levi, Alexander Fish.
- 1st ed. 2021.
- XIV, 185 p. 111 illus., 68 illus. in color. online resource.
Chapter 1. Introduction -- Chapter 2. Introduction to Dual Mode Logic (DML) -- Chapter 3. Optimization of DML Gates -- Chapter 4. Low Voltage DML -- Chapter 5. DML Energy-Delay Tradeoffs and Optimization -- Chapter 6. DML Control -- Chapter 7. Towards a DML Library Characterization and Design with Standard Flow -- Chapter 8. Towards a DML Optimized Synthesis -- Chapter 9. Dual Mode Logic in FD-SOI Technology. Chapter 10. Conclusion.
This book presents Dual Mode Logic (DML), a new design paradigm for digital integrated circuits. DML logic gates can operate in two modes, each optimized for a different metric. Its on-the-fly switching between these operational modes at the gate, block and system levels provide maximal E-D optimization flexibility. Each highly detailed chapter has multiple illustrations showing how the DML paradigm seamlessly implements digital circuits that dissipate less energy while simultaneously improving performance and reducing area without a significant compromise in reliability. All the facets of the DML methodology are covered, starting from basic concepts, through single gate optimization, general module optimization, design trade-offs and new ways DML can be integrated into standard design flows using standard EDA tools. DML logic is compatible with numerous applications but is particularly advantageous for ultra-low power, reliable high performance systems, and advanced scaled technologies Written in language accessible to students and design engineers, each topic is oriented toward immediate application by all those interested in an alternative to CMOS logic. Describes a novel, promising alternative to conventional CMOS logic, known as Dual Mode Logic (DML), with which a single gate can be operated selectively in two modes, each optimized for a different metric (e.g., energy consumption, performance, size); Demonstrates several techniques at the architectural level, which can result in high energy savings and improved system performance; Focuses on the tradeoffs between power, area and speed including optimizations at the transistor and gate level, including alternatives to DML basic cells; Illustrates DML efficiency for a variety of VLSI applications.