Central Library

Normal view MARC view ISBD view

Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers

By: Vishwanathan, Bhat Satish.
Material type: materialTypeLabelBookPublisher: Surathkal K.R.E.C 1998DDC classification: 378.242 V85D
    average rating: 0.0 (0 votes)
Item type Current location Collection Call number Status Date due Barcode
Thesis Thesis CENTRAL LIBRARY
M.Tech Thesis 378.242 V85D (Browse shelf) Not for loan TH063915

There are no comments for this item.

Log in to your account to post a comment.