Introduction to Logic Synthesis using Verilog HDL [electronic resource] / by Robert B. Reese, Mitchell A. Thornton.
By: Reese, Robert B [author.]
.
Contributor(s): Thornton, Mitchell A [author.] | SpringerLink (Online service).
Material type: 
BookSeries: Synthesis Lectures on Digital Circuits & Systems: Publisher: Cham : Springer International Publishing : Imprint: Springer, 2006Edition: 1st ed. 2006.Description: VII, 75 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9783031797439.Subject(s): Engineering | Electronic circuits | Control engineering | Robotics | Automation | Computers | Technology and Engineering | Electronic Circuits and Systems | Control, Robotics, Automation | Computer HardwareAdditional physical formats: Printed edition:: No title; Printed edition:: No titleDDC classification: 620 Online resources: Click here to access online
In:
Springer Nature eBookSummary: Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models.
Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models.
There are no comments for this item.