Central Library

Normal view MARC view ISBD view

System-Level Validation [electronic resource] : High-Level Modeling and Directed Test Generation Techniques / by Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, Prabhat Mishra.

By: Chen, Mingsong [author.].
Contributor(s): Qin, Xiaoke [author.] | Koo, Heon-Mo [author.] | Mishra, Prabhat [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookPublisher: New York, NY : Springer New York : Imprint: Springer, 2013Description: XXII, 250 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781461413592.Subject(s): Engineering | Microprocessors | Electronics | Microelectronics | Electronic circuits | Engineering | Circuits and Systems | Electronics and Microelectronics, Instrumentation | Processor ArchitecturesAdditional physical formats: Printed edition:: No titleDDC classification: 621.3815 Online resources: Click here to access online
Contents:
Introduction -- Modeling and Specification of SoC Designs -- Automated Generation of Directed Tests -- Functional Test Compaction.- Property Clustering and Learning Techniques -- Decision Ordering Based Learning Techniques -- Synchronized Generation of Directed Tests -- Learning-Oriented Property Decomposition Approaches -- Directed Test Generation for Multicore Architectures -- Test Generation for Cache Coherence Validation.- Reuse of System-Level Tests for Implementation Validation -- Conclusion.
In: Springer eBooksSummary: This book covers state-of-the art techniques for high-level modeling and validation of complex hardware/software systems, including those with multicore architectures.  Readers will learn to avoid time-consuming and error-prone validation from the comprehensive coverage of system-level validation, including high-level modeling of designs and faults, automated generation of directed tests, and efficient validation methodology using directed tests and assertions.  The methodologies described in this book will help designers to improve the quality of their validation, performing as much validation as possible in the early stages of the design, while reducing the overall validation effort and cost.
    average rating: 0.0 (0 votes)
No physical items for this record

Introduction -- Modeling and Specification of SoC Designs -- Automated Generation of Directed Tests -- Functional Test Compaction.- Property Clustering and Learning Techniques -- Decision Ordering Based Learning Techniques -- Synchronized Generation of Directed Tests -- Learning-Oriented Property Decomposition Approaches -- Directed Test Generation for Multicore Architectures -- Test Generation for Cache Coherence Validation.- Reuse of System-Level Tests for Implementation Validation -- Conclusion.

This book covers state-of-the art techniques for high-level modeling and validation of complex hardware/software systems, including those with multicore architectures.  Readers will learn to avoid time-consuming and error-prone validation from the comprehensive coverage of system-level validation, including high-level modeling of designs and faults, automated generation of directed tests, and efficient validation methodology using directed tests and assertions.  The methodologies described in this book will help designers to improve the quality of their validation, performing as much validation as possible in the early stages of the design, while reducing the overall validation effort and cost.

There are no comments for this item.

Log in to your account to post a comment.