000 | 05353nam a2200589 i 4500 | ||
---|---|---|---|
001 | 8360650 | ||
003 | IEEE | ||
005 | 20220712210001.0 | ||
006 | m o d | ||
007 | cr |n||||||||| | ||
008 | 180706s2018 mau ob 001 eng d | ||
019 |
_a1042229643 _a1042408480 _a1042477846 |
||
020 |
_a9781119486220 _qelectronic bk. : oBook |
||
020 |
_z9781119486152 _qprint |
||
020 |
_z9781119486190 _qelectronic bk. |
||
020 |
_z111948619X _qelectronic bk. |
||
020 |
_z111948622X _qelectronic bk. : oBook |
||
024 | 7 |
_a10.1002/9781119486220 _2doi |
|
035 | _a(CaBNVSL)mat08360650 | ||
035 | _a(IDAMS)0b00006487d36963 | ||
040 |
_aCaBNVSL _beng _erda _cCaBNVSL _dCaBNVSL |
||
050 | 4 | _aTK5105.543 | |
082 | 0 | 4 |
_a004.68 _223 |
100 | 1 |
_aAweya, James, _eauthor. _929290 |
|
245 | 1 | 0 |
_aSwitch/Router Architectures : _bShared-Bus and Shared-Memory Based Systems / _cJames Aweya. |
264 | 1 |
_aPiscataway, New Jersey : _bWiley-IEEE Press, _c2018. |
|
264 | 2 |
_a[Piscataqay, New Jersey] : _bIEEE Xplore, _c[2018] |
|
300 | _a1 PDF (336 pages). | ||
336 |
_atext _2rdacontent |
||
337 |
_aelectronic _2isbdmedia |
||
338 |
_aonline resource _2rdacarrier |
||
505 | 0 | _aAbout the Author vii -- Preface ix -- 1 Introduction to Switch/Router Architectures 1 -- 2 Understanding Shared-Bus and Shared-Memory Switch Fabrics 17 -- 3 Shared-Bus and Shared-Memory-Based Switch/Router Architectures 43 -- 4 Software Requirements for Switch/Routers 61 -- 5 Architectures with Bus-Based Switch Fabrics: Case Study-DECNIS 500/600 Multiprotocol Bridge/Router 87 -- 6 Architectures with Bus-Based Switch Fabrics: Case Study-Fore Systems Powerhub Multilayer Switches 111 -- 7 Architectures with Bus-Based Switch Fabrics: Case Study-Cisco Catalyst 6000 Series Switches 129 -- 8 Architectures with Shared-Memory-Based Switch Fabrics: Case Study-Cisco Catalyst 3550 Series Switches 151 -- 9 Architectures with Bus-Based Switch Fabrics: Case Study-Cisco Catalyst 6500 Series Switches with Supervisor Engine 32 171 -- 10 Architectures with Shared-Memory-Based Switch Fabrics: Case Study-Cisco Catalyst 8500 CSR Series 191 -- 11 Quality of Service Mechanisms in the Switch/Routers 213 -- 12 Quality of Service Configuration Tools in Switch/Routers 227 -- 13 Case Study: Quality of Service Processing in the Cisco Catalyst 6000 and 6500 Series Switches 249 -- Appendix A: Ethernet -- Appendix B: IPv4 Packet -- References -- Index | |
506 | _aRestricted to subscribers or individual electronic text purchasers. | ||
520 | _aA practicing engineer's inclusive review of communication systems based on shared-bus and shared-memory switch/router architectures This book delves into the inner workings of switch/router design in a comprehensive manner that is accessible to a broad audience. It begins by describing the role of switch/routers in a network, then moves on to the functional composition of a switch/router. A comparison of centralized versus distributed design of the architecture is also presented. The author discusses use of shared-bus and shared-memory for communication within a design, and also covers Quality of Service "QoS" mechanisms and configuration tools. Written in a simple style and language to allow readers to easily understand and appreciate the material presented, Switch/Router Architectures: Shared-Bus and Shared-Memory Based Systems discusses the design of switch/routers—starting with the basic concepts and on to the basic architectures. It describes the evolution of switch/router designs and highlights the major performance issues affecting each design. It addresses the need to build faster multilayer switches and examines the architectural constraints imposed by the various switch/router designs. The book also discusses design issues including performance, implementation complexity, and scalability to higher speeds. This resource also: . Summarizes principles of operation and explores the most common installed routers. Covers the design of example architectures "shared bus and memory based architectures", starting from early software based designs. Provides case studies to enhance reader comprehension Switch/Router Architectures: Shared-Bus and Shared-Memory Based Systems is an excellent guide for advanced undergraduate and graduate level students, as well for engineers and researchers working in the field. | ||
530 | _aAlso available in print. | ||
538 | _aMode of access: World Wide Web | ||
588 | 0 | _aOnline resource; title from PDF title page (EBSCO, viewed April 23, 2018). | |
650 | 0 |
_aRouters (Computer networks) _95521 |
|
650 | 0 |
_aTelecommunication _xSwitching systems. _95522 |
|
650 | 0 |
_aBusiness enterprises _xComputer networks. _95523 |
|
650 | 0 |
_aComputer network architectures. _95524 |
|
650 | 7 |
_aBusiness enterprises _xComputer networks. _2fast _95523 |
|
650 | 7 |
_aComputer network architectures. _2fast _95524 |
|
650 | 7 |
_aRouters (Computer networks) _2fast _95521 |
|
650 | 7 |
_aTelecommunication _xSwitching systems. _2fast _95522 |
|
655 | 4 |
_aElectronic books. _93294 |
|
710 | 2 |
_aIEEE Xplore (Online Service), _edistributor. _929291 |
|
710 | 2 |
_aWiley, _epublisher. _929292 |
|
776 | 0 | 8 |
_iPrint version: _z9781119486152 |
856 | 4 | 2 |
_3Abstract with links to resource _uhttps://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=8360650 |
942 | _cEBK | ||
999 |
_c74549 _d74549 |