000 | 02979nam a22005535i 4500 | ||
---|---|---|---|
001 | 978-3-319-73909-0 | ||
003 | DE-He213 | ||
005 | 20220801221240.0 | ||
007 | cr nn 008mamaa | ||
008 | 180222s2018 sz | s |||| 0|eng d | ||
020 |
_a9783319739090 _9978-3-319-73909-0 |
||
024 | 7 |
_a10.1007/978-3-319-73909-0 _2doi |
|
050 | 4 | _aTK7867-7867.5 | |
072 | 7 |
_aTJFC _2bicssc |
|
072 | 7 |
_aTEC008010 _2bisacsh |
|
072 | 7 |
_aTJFC _2thema |
|
082 | 0 | 4 |
_a621.3815 _223 |
100 | 1 |
_aTanase, Alexandru-Petru. _eauthor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _954923 |
|
245 | 1 | 0 |
_aSymbolic Parallelization of Nested Loop Programs _h[electronic resource] / _cby Alexandru-Petru Tanase, Frank Hannig, Jürgen Teich. |
250 | _a1st ed. 2018. | ||
264 | 1 |
_aCham : _bSpringer International Publishing : _bImprint: Springer, _c2018. |
|
300 |
_aXII, 176 p. 33 illus. in color. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
505 | 0 | _aIntroduction -- Fundamentals and Compiler Framework -- Symbolic Parallelization -- Symbolic Multi‐level Parallelization -- On‐demand Fault‐tolerant Loop Processing -- Conclusions. | |
520 | _aThis book introduces new compilation techniques, using the polyhedron model for the resource-adaptive parallel execution of loop programs on massively parallel processor arrays. The authors show how to compute optimal symbolic assignments and parallel schedules of loop iterations at compile time, for cases where the number of available cores becomes known only at runtime. The compile/runtime symbolic parallelization approach the authors describe reduces significantly the runtime overhead, compared to dynamic or just‐in-time compilation. The new, on‐demand fault‐tolerant loop processing approach described in this book protects loop nests for parallel execution against soft errors. . | ||
650 | 0 |
_aElectronic circuits. _919581 |
|
650 | 0 |
_aMicroprocessors. _954924 |
|
650 | 0 |
_aComputer architecture. _93513 |
|
650 | 0 |
_aElectronics. _93425 |
|
650 | 1 | 4 |
_aElectronic Circuits and Systems. _954925 |
650 | 2 | 4 |
_aProcessor Architectures. _954926 |
650 | 2 | 4 |
_aElectronics and Microelectronics, Instrumentation. _932249 |
700 | 1 |
_aHannig, Frank. _eauthor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _954927 |
|
700 | 1 |
_aTeich, Jürgen. _eauthor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _954928 |
|
710 | 2 |
_aSpringerLink (Online service) _954929 |
|
773 | 0 | _tSpringer Nature eBook | |
776 | 0 | 8 |
_iPrinted edition: _z9783319739083 |
776 | 0 | 8 |
_iPrinted edition: _z9783319739106 |
776 | 0 | 8 |
_iPrinted edition: _z9783030088842 |
856 | 4 | 0 | _uhttps://doi.org/10.1007/978-3-319-73909-0 |
912 | _aZDB-2-ENG | ||
912 | _aZDB-2-SXE | ||
942 | _cEBK | ||
999 |
_c79457 _d79457 |