000 | 03298nam a22005175i 4500 | ||
---|---|---|---|
001 | 978-81-322-2791-5 | ||
003 | DE-He213 | ||
005 | 20220801222107.0 | ||
007 | cr nn 008mamaa | ||
008 | 160517s2016 ii | s |||| 0|eng d | ||
020 |
_a9788132227915 _9978-81-322-2791-5 |
||
024 | 7 |
_a10.1007/978-81-322-2791-5 _2doi |
|
050 | 4 | _aTK7867-7867.5 | |
072 | 7 |
_aTJFC _2bicssc |
|
072 | 7 |
_aTEC008010 _2bisacsh |
|
072 | 7 |
_aTJFC _2thema |
|
082 | 0 | 4 |
_a621.3815 _223 |
100 | 1 |
_aTaraate, Vaibbhav. _eauthor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _959667 |
|
245 | 1 | 0 |
_aDigital Logic Design Using Verilog _h[electronic resource] : _bCoding and RTL Synthesis / _cby Vaibbhav Taraate. |
250 | _a1st ed. 2016. | ||
264 | 1 |
_aNew Delhi : _bSpringer India : _bImprint: Springer, _c2016. |
|
300 |
_aXXIII, 416 p. 267 illus., 226 illus. in color. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
505 | 0 | _aIntroduction -- Combinational Logic Design (Part I) -- Combinational Logic Design (Part II) -- Combinational Design Guidelines -- Sequential Logic Design -- Sequential Design Guidelines -- Complex Designs using Verilog RTL -- Finite State Machines -- Simulation Concepts and PLD Based Designs -- RTL Synthesis -- Static Timing Analysis (STA) -- Constraining Design -- Multiple Clock Domain Designs -- Low Power Design -- RTL Design for SOCs. | |
520 | _aThis book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make it a useful read for students and hobbyists. . | ||
650 | 0 |
_aElectronic circuits. _919581 |
|
650 | 0 |
_aElectronics. _93425 |
|
650 | 0 |
_aLogic design. _93686 |
|
650 | 1 | 4 |
_aElectronic Circuits and Systems. _959668 |
650 | 2 | 4 |
_aElectronics and Microelectronics, Instrumentation. _932249 |
650 | 2 | 4 |
_aLogic Design. _93686 |
710 | 2 |
_aSpringerLink (Online service) _959669 |
|
773 | 0 | _tSpringer Nature eBook | |
776 | 0 | 8 |
_iPrinted edition: _z9788132227892 |
776 | 0 | 8 |
_iPrinted edition: _z9788132227908 |
776 | 0 | 8 |
_iPrinted edition: _z9788132238386 |
856 | 4 | 0 | _uhttps://doi.org/10.1007/978-81-322-2791-5 |
912 | _aZDB-2-ENG | ||
912 | _aZDB-2-SXE | ||
942 | _cEBK | ||
999 |
_c80391 _d80391 |