000 | 03259nam a22005655i 4500 | ||
---|---|---|---|
001 | 978-3-031-79911-2 | ||
003 | DE-He213 | ||
005 | 20240730164319.0 | ||
007 | cr nn 008mamaa | ||
008 | 220601s2020 sz | s |||| 0|eng d | ||
020 |
_a9783031799112 _9978-3-031-79911-2 |
||
024 | 7 |
_a10.1007/978-3-031-79911-2 _2doi |
|
050 | 4 | _aT1-995 | |
072 | 7 |
_aTBC _2bicssc |
|
072 | 7 |
_aTEC000000 _2bisacsh |
|
072 | 7 |
_aTBC _2thema |
|
082 | 0 | 4 |
_a620 _223 |
100 | 1 |
_aSasao, Tsutomu. _eauthor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _983786 |
|
245 | 1 | 0 |
_aIndex Generation Functions _h[electronic resource] / _cby Tsutomu Sasao. |
250 | _a1st ed. 2020. | ||
264 | 1 |
_aCham : _bSpringer International Publishing : _bImprint: Springer, _c2020. |
|
300 |
_aXVII, 165 p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
490 | 1 |
_aSynthesis Lectures on Digital Circuits & Systems, _x1932-3174 |
|
505 | 0 | _aPreface -- Acknowledgments -- Introduction -- Applications -- Definitions and Basic Properties -- Index Generation Functions and Their Realizations -- Minimization of Primitive Variables -- Linear Transformations of Input Variables -- Iterative Reduction of Compound Variables -- Irreducible Index Generation Function -- SAT-Based Method to Find Linear Transformations -- Statistical Approach -- Realization Using Four IGUs -- References on Index Generation Functions -- Conclusions -- Bibliography -- Author's Biography -- Index. | |
520 | _aIndex generation functions are binary-input integer valued functions. They represent functions of content addressable memories (CAMs). Applications include: IP address tables; terminal controllers; URL lists; computer virus scanning circuits; memory patch circuits; list of English words; code converters; and pattern matching circuits. This book shows memory-based realization of index generation functions. It shows: 1. methods to implement index generation functions by look-up table (LUT) cascades and index generation units (IGU), 2. methods to reduce the number of variables using linear transformations, and 3. methods to estimate the sizes of memories, with many illustrations, tables, examples, exercises, and their solutions. | ||
650 | 0 |
_aEngineering. _99405 |
|
650 | 0 |
_aElectronic circuits. _919581 |
|
650 | 0 |
_aControl engineering. _931970 |
|
650 | 0 |
_aRobotics. _92393 |
|
650 | 0 |
_aAutomation. _92392 |
|
650 | 0 |
_aComputers. _98172 |
|
650 | 1 | 4 |
_aTechnology and Engineering. _983789 |
650 | 2 | 4 |
_aElectronic Circuits and Systems. _983791 |
650 | 2 | 4 |
_aControl, Robotics, Automation. _931971 |
650 | 2 | 4 |
_aComputer Hardware. _933420 |
710 | 2 |
_aSpringerLink (Online service) _983794 |
|
773 | 0 | _tSpringer Nature eBook | |
776 | 0 | 8 |
_iPrinted edition: _z9783031799129 |
776 | 0 | 8 |
_iPrinted edition: _z9783031799105 |
776 | 0 | 8 |
_iPrinted edition: _z9783031799136 |
830 | 0 |
_aSynthesis Lectures on Digital Circuits & Systems, _x1932-3174 _983796 |
|
856 | 4 | 0 | _uhttps://doi.org/10.1007/978-3-031-79911-2 |
912 | _aZDB-2-SXSC | ||
942 | _cEBK | ||
999 |
_c85559 _d85559 |