000 05723nam a22006735i 4500
001 978-3-030-18656-2
003 DE-He213
005 20240730173240.0
007 cr nn 008mamaa
008 190424s2019 sz | s |||| 0|eng d
020 _a9783030186562
_9978-3-030-18656-2
024 7 _a10.1007/978-3-030-18656-2
_2doi
050 4 _aTK5105.5-5105.9
072 7 _aUKN
_2bicssc
072 7 _aCOM043000
_2bisacsh
072 7 _aUKN
_2thema
082 0 4 _a004.6
_223
245 1 0 _aArchitecture of Computing Systems - ARCS 2019
_h[electronic resource] :
_b32nd International Conference, Copenhagen, Denmark, May 20-23, 2019, Proceedings /
_cedited by Martin Schoeberl, Christian Hochberger, Sascha Uhrig, Jürgen Brehm, Thilo Pionteck.
250 _a1st ed. 2019.
264 1 _aCham :
_bSpringer International Publishing :
_bImprint: Springer,
_c2019.
300 _aXIX, 335 p. 212 illus., 88 illus. in color.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aTheoretical Computer Science and General Issues,
_x2512-2029 ;
_v11479
505 0 _aDependable Systems -- Hardware/Software Co-designed Security Extensions for Embedded Devices -- SDES - Scalable Software Support for Dependable Embedded Systems -- Real-Time Systems -- Asynchronous Critical Sections in Real-Time Multiprocessor Systems -- Resource-Aware Parameter Tuning for Real-Time Applications -- A Hybrid NoC Enabling Fail-Operational and Hard Real-Time Communication in MPSoC -- Special Applications -- DSL-based Acceleration of Automotive Environment Perception and Mapping Algorithms for embedded CPUs, GPUs, and FPGAs -- Applying the Concept of Artificial DNA and Hormone System to a Low-Performance Automotive Environment -- A Parallel Adaptive Swarm Search Framework for Solving Black-Box Optimization Problems -- Architecture -- Leros: the Return of the Accumulator Machine -- A Generic Functional Simulation of Heterogeneous Systems -- Evaluating Dynamic Task Scheduling in a Task-based Runtime System for Heterogeneous Architectures -- Dynamic Schedulingof Pipelined Functional Units in Coarse-Grained Reconfigurable Array Elements -- Memory Hierarchy -- CyPhOS { A Component-based Cache-Aware Multi-Core Operating System -- Investigation of L2-Cache interferences in a NXP QorIQ T4240 multicore processor -- MEMPower: Data-Aware GPU Memory Power Model -- FPGA -- Effective FPGA Architecture for General CRC -- Receive-Side Notification for Enhanced RDMA in FPGA Based Networks -- An Efficient FPGA Accelerator Design for Optimized CNNs using OpenCL -- Energy Awareness -- The Return of Power Gating: Smart Leakage Energy Reductions in Modern Out-of-Order Processor Architectures -- A Heterogeneous and Reconfigurable Embedded Architecture for Energy-efficient Execution of Convolutional Neural Networks -- An energy efficient embedded processor for hard real-time Java applications -- NoC/SoC -- A Minimal Network Interface for a Simple Network-on-Chip -- Network Coding in Networks-on-Chip with Lossy Links -- Application Specific Reconfigurable SoC Interconnection Network Architectures.
520 _aThis book constitutes the proceedings of the 32nd International Conference on Architecture of Computing Systems, ARCS 2019, held in Copenhagen, Denmark, in May 2019. The 24 full papers presented in this volume were carefully reviewed and selected from 40 submissions. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems. The selected papers are organized in the following topical sections: Dependable systems; real-time systems; special applications; architecture; memory hierarchy; FPGA; energy awareness; NoC/SoC. The chapter 'MEMPower: Data-Aware GPU Memory Power Model' is open access under a CC BY 4.0 license at link.springer.com.
650 0 _aComputer networks .
_931572
650 0 _aOperating systems (Computers).
_95329
650 0 _aLogic design.
_93686
650 0 _aComputer systems.
_9107591
650 0 _aComputer input-output equipment.
_922942
650 0 _aMicroprocessors.
_9107592
650 0 _aComputer architecture.
_93513
650 1 4 _aComputer Communication Networks.
_9107593
650 2 4 _aOperating Systems.
_937074
650 2 4 _aLogic Design.
_93686
650 2 4 _aComputer System Implementation.
_938514
650 2 4 _aInput/Output and Data Communications.
_937326
650 2 4 _aProcessor Architectures.
_9107594
700 1 _aSchoeberl, Martin.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9107595
700 1 _aHochberger, Christian.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9107596
700 1 _aUhrig, Sascha.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9107597
700 1 _aBrehm, Jürgen.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9107598
700 1 _aPionteck, Thilo.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9107599
710 2 _aSpringerLink (Online service)
_9107600
773 0 _tSpringer Nature eBook
776 0 8 _iPrinted edition:
_z9783030186555
776 0 8 _iPrinted edition:
_z9783030186579
830 0 _aTheoretical Computer Science and General Issues,
_x2512-2029 ;
_v11479
_9107601
856 4 0 _uhttps://doi.org/10.1007/978-3-030-18656-2
912 _aZDB-2-SCS
912 _aZDB-2-SXCS
912 _aZDB-2-LNC
942 _cELN
999 _c88828
_d88828