000 | 05011nam a22006615i 4500 | ||
---|---|---|---|
001 | 978-3-540-32080-7 | ||
003 | DE-He213 | ||
005 | 20240730174014.0 | ||
007 | cr nn 008mamaa | ||
008 | 100929s2005 gw | s |||| 0|eng d | ||
020 |
_a9783540320807 _9978-3-540-32080-7 |
||
024 | 7 |
_a10.1007/11556930 _2doi |
|
050 | 4 | _aQA76.9.L63 | |
050 | 4 | _aTK7888.4 | |
072 | 7 |
_aUYF _2bicssc |
|
072 | 7 |
_aCOM036000 _2bisacsh |
|
072 | 7 |
_aUYF _2thema |
|
082 | 0 | 4 |
_a621.395 _223 |
245 | 1 | 0 |
_aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation _h[electronic resource] : _b15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings / _cedited by Vassilis Paliouras, Johan Vounckx, Diederik Verkest. |
250 | _a1st ed. 2005. | ||
264 | 1 |
_aBerlin, Heidelberg : _bSpringer Berlin Heidelberg : _bImprint: Springer, _c2005. |
|
300 |
_aXVI, 756 p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
490 | 1 |
_aProgramming and Software Engineering, _x2945-9168 ; _v3728 |
|
505 | 0 | _aSession 1: Low-Power Processors -- Session 2: Code Optimization for Low-Power -- Session 3: High-Level Design -- Session 4: Telecommunications and Signal Processing -- Session 5: Low-Power Circuits -- Session 6: System-on-Chip Design -- Session 7: Busses and Interconnections -- Session 8: Modeling -- Session 9: Design Automation -- Session 10: Low-Power Techniques -- Session 11: Memory and Register Files -- Poster Session 1: Applications -- Poster Session 2: Digital Circuits -- Poster Session 3: Analog and Physical Design -- Special Session: Digital Hearing Aids: Challenges and Solutions for Ultra Low Power -- Invited Talks. | |
520 | _aWelcome to the proceedings of PATMOS 2005, the 15th in a series of international workshops.PATMOS2005wasorganizedbyIMECwithtechnicalco-sponsorshipfrom the IEEE Circuits and Systems Society. Over the years, PATMOS has evolved into an important European event, where - searchers from both industry and academia discuss and investigate the emerging ch- lenges in future and contemporary applications, design methodologies, and tools - quired for the developmentof upcominggenerationsof integrated circuits and systems. The technical program of PATMOS 2005 contained state-of-the-art technical contri- tions, three invited talks, a special session on hearing-aid design, and an embedded - torial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, char- terization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert revi- ers, selected the 74 papers to be presented at PATMOS. The papers were divided into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were carried out per paper. Beyond the presentations of the papers, the PATMOS technical program was - riched by a series of speeches offered by world class experts, on important emerging research issues of industrial relevance. Prof. Jan Rabaey, Berkeley, USA, gave a talk on "Traveling the Wild Frontier of Ulta Low-Power Design", Dr. Sung Bae Park, S- sung, gave a presentation on "DVL (Deep Low Voltage): Circuits and Devices", Prof. | ||
650 | 0 |
_aLogic design. _93686 |
|
650 | 0 |
_aComputers. _98172 |
|
650 | 0 |
_aMicroprocessors. _9110705 |
|
650 | 0 |
_aComputer architecture. _93513 |
|
650 | 0 |
_aComputer arithmetic and logic units. _936750 |
|
650 | 0 |
_aComputer-aided engineering. _914016 |
|
650 | 0 |
_aElectrical engineering. _9110706 |
|
650 | 1 | 4 |
_aLogic Design. _93686 |
650 | 2 | 4 |
_aHardware Performance and Reliability. _932357 |
650 | 2 | 4 |
_aProcessor Architectures. _9110707 |
650 | 2 | 4 |
_aArithmetic and Logic Structures. _936752 |
650 | 2 | 4 |
_aComputer-Aided Engineering (CAD, CAE) and Design. _931735 |
650 | 2 | 4 |
_aElectrical and Electronic Engineering. _9110708 |
700 | 1 |
_aPaliouras, Vassilis. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt _9110709 |
|
700 | 1 |
_aVounckx, Johan. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt _9110710 |
|
700 | 1 |
_aVerkest, Diederik. _eeditor. _4edt _4http://id.loc.gov/vocabulary/relators/edt _9110711 |
|
710 | 2 |
_aSpringerLink (Online service) _9110712 |
|
773 | 0 | _tSpringer Nature eBook | |
776 | 0 | 8 |
_iPrinted edition: _z9783540290131 |
776 | 0 | 8 |
_iPrinted edition: _z9783540815884 |
830 | 0 |
_aProgramming and Software Engineering, _x2945-9168 ; _v3728 _9110713 |
|
856 | 4 | 0 | _uhttps://doi.org/10.1007/11556930 |
912 | _aZDB-2-SCS | ||
912 | _aZDB-2-SXCS | ||
912 | _aZDB-2-LNC | ||
942 | _cELN | ||
999 |
_c89211 _d89211 |