000 05723nam a22005295i 4500
001 978-3-642-03644-6
003 DE-He213
005 20240730185506.0
007 cr nn 008mamaa
008 100301s2009 gw | s |||| 0|eng d
020 _a9783642036446
_9978-3-642-03644-6
024 7 _a10.1007/978-3-642-03644-6
_2doi
050 4 _aQA75.5-76.95
072 7 _aUYA
_2bicssc
072 7 _aCOM014000
_2bisacsh
072 7 _aUYA
_2thema
082 0 4 _a004.0151
_223
245 1 0 _aAdvanced Parallel Processing Technologies
_h[electronic resource] :
_b8th International Symposium, APPT 2009, Rapperswil, Switzerland, August 24-25, 2009 Proceedings /
_cedited by Yong Dou, Ralf Gruber, Josef Joller.
250 _a1st ed. 2009.
264 1 _aBerlin, Heidelberg :
_bSpringer Berlin Heidelberg :
_bImprint: Springer,
_c2009.
300 _aXII, 478 p.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aTheoretical Computer Science and General Issues,
_x2512-2029 ;
_v5737
505 0 _aArchitecture -- A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors -- Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs -- An Efficient Lightweight Shared Cache Design for Chip Multiprocessors -- A Novel Cache Organization for Tiled Chip Multiprocessor -- A Performance Model for Run-Time Reconfigurable Hardware Accelerator -- SPMTM: A Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework -- Implementation of Rotation Invariant Multi-View Face Detection on FPGA -- The Design and Evaluation of a Selective Way Based Trace Cache -- A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA -- L1 Collective Cache: Managing Shared Data for Chip Multiprocessors -- Graphical Processing Unit -- Efficient Multiplication of Polynomials on Graphics Hardware -- Performance Optimization Strategies of High Performance Computing on GPU -- A Practical Approach of Curved Ray Prestack Kirchhoff Time Migration on GPGPU -- GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache -- A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU -- Grid -- HPVZ: A High Performance Virtual Computing Environment for Super Computers -- High Performance Support of Lustre over Customized HSNI for HPC -- ViroLab Security and Virtual Organization Infrastructure -- E2EDSM: An Edge-to-Edge Data Service Model for Mass Streaming Media Transmission -- Grid Scheduling -- Iso-Level CAFT: How to Tackle the Combination of Communication Overhead Reduction and Fault Tolerance Scheduling -- MaGate Simulator: A Simulation Environment for a Decentralized Grid Scheduler -- Mobile Applications -- A Distributed Shared Memory Architecture for Occasionally Connected Mobile Environments -- Time-Adaptive Vertical Handoff Triggering Methods for Heterogeneous Systems -- Energy-Saving Topology Control for Heterogeneous Ad Hoc Networks -- Parallel Applications -- Computational Performance of a Parallelized Three-Dimensional High-Order Spectral Element Toolbox -- Research on Evaluation of Parallelization on an Embedded Multicore Platform -- MapReduce-Based Pattern Finding Algorithm Applied in Motif Detection for Prescription Compatibility Network -- Parallelization of the LEMan Code with MPI and OpenMP -- The Recursive Dual-Net and Its Applications -- Parallelization Strategies for Mixed Regular-Irregular Applications on Multicore-Systems -- Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices -- Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture -- Implementing Fast Packet Filters by Software Pipelining on x86 Processors -- Parallel Libraries -- OSL: Optimized Bulk Synchronous Parallel Skeletons on Distributed Arrays -- Performance -- Evaluating SPLASH-2 Applications Using MapReduce -- MPTD: A Scalable and Flexible Performance Prediction Framework for Parallel Systems.
520 _aThis book constitutes the refereed proceedings of the 8th International Workshop on Advanced Parallel Processing Technologies, APPT 2009, held in Rapperswil, Switzerland, in August 2009. The 36 revised full papers presented were carefully reviewed and selected from 76 submissions. All current aspects in parallel and distributed computing are addressed ranging from hardware and software issues to algorithmic aspects and advanced applications. The papers are organized in topical sections on architecture, graphical processing unit, grid, grid scheduling, mobile application, parallel application, parallel libraries and performance.
650 0 _aComputer science.
_99832
650 1 4 _aTheory of Computation.
_9139544
650 2 4 _aComputer Science.
_99832
700 1 _aDou, Yong.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9139545
700 1 _aGruber, Ralf.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9139546
700 1 _aJoller, Josef.
_eeditor.
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_9139547
710 2 _aSpringerLink (Online service)
_9139548
773 0 _tSpringer Nature eBook
776 0 8 _iPrinted edition:
_z9783642036439
776 0 8 _iPrinted edition:
_z9783642036453
830 0 _aTheoretical Computer Science and General Issues,
_x2512-2029 ;
_v5737
_9139549
856 4 0 _uhttps://doi.org/10.1007/978-3-642-03644-6
912 _aZDB-2-SCS
912 _aZDB-2-SXCS
912 _aZDB-2-LNC
942 _cELN
999 _c92856
_d92856