Central Library

Normal view MARC view ISBD view

Designing TSVs for 3D Integrated Circuits [electronic resource] / by Nauman Khan, Soha Hassoun.

By: Khan, Nauman [author.].
Contributor(s): Hassoun, Soha [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookSeries: SpringerBriefs in Electrical and Computer Engineering: Publisher: New York, NY : Springer New York : Imprint: Springer, 2013Description: X, 76 p. 34 illus., 29 illus. in color. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9781461455080.Subject(s): Engineering | Microprocessors | Electronics | Microelectronics | Electronic circuits | Engineering | Circuits and Systems | Processor Architectures | Electronics and Microelectronics, InstrumentationAdditional physical formats: Printed edition:: No titleDDC classification: 621.3815 Online resources: Click here to access online
Contents:
Introduction -- Background -- Analysis and Mitigation of TSV-Induced Substrate Noise -- TSVs for Power Delivery -- Early Estimation of TSV Area for Power Delivery in 3-D ICs -- Carbon Nanotubes for Advancing TSV Technology -- Conclusions and Future Directions.
In: Springer eBooksSummary: This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits.  It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts. The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs. The authors provide detailed best design practices for designing 3-D power delivery networks.  Since TSVs occupy silicon real-estate and impact device density, this book provides four iterative algorithms to minimize the number of TSVs in a power delivery network. Unlike other existing methods, these algorithms can be applied in early design stages when only functional block- level behaviors and a floorplan are available. Finally, the authors explore the use of Carbon Nanotubes for power grid design as a futuristic alternative to Copper.
    average rating: 0.0 (0 votes)
No physical items for this record

Introduction -- Background -- Analysis and Mitigation of TSV-Induced Substrate Noise -- TSVs for Power Delivery -- Early Estimation of TSV Area for Power Delivery in 3-D ICs -- Carbon Nanotubes for Advancing TSV Technology -- Conclusions and Future Directions.

This book explores the challenges and presents best strategies for designing Through-Silicon Vias (TSVs) for 3D integrated circuits.  It describes a novel technique to mitigate TSV-induced noise, the GND Plug, which is superior to others adapted from 2-D planar technologies, such as a backside ground plane and traditional substrate contacts. The book also investigates, in the form of a comparative study, the impact of TSV size and granularity, spacing of C4 connectors, off-chip power delivery network, shared and dedicated TSVs, and coaxial TSVs on the quality of power delivery in 3-D ICs. The authors provide detailed best design practices for designing 3-D power delivery networks.  Since TSVs occupy silicon real-estate and impact device density, this book provides four iterative algorithms to minimize the number of TSVs in a power delivery network. Unlike other existing methods, these algorithms can be applied in early design stages when only functional block- level behaviors and a floorplan are available. Finally, the authors explore the use of Carbon Nanotubes for power grid design as a futuristic alternative to Copper.

There are no comments for this item.

Log in to your account to post a comment.