Central Library

Normal view MARC view ISBD view

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures [electronic resource] / by Umit Y. Ogras, Radu Marculescu.

By: Ogras, Umit Y [author.].
Contributor(s): Marculescu, Radu [author.] | SpringerLink (Online service).
Material type: materialTypeLabelBookSeries: Lecture Notes in Electrical Engineering: 184Publisher: Dordrecht : Springer Netherlands : Imprint: Springer, 2013Description: XIV, 174 p. online resource.Content type: text Media type: computer Carrier type: online resourceISBN: 9789400739581.Subject(s): Engineering | Microprocessors | Electronic circuits | Engineering | Circuits and Systems | Processor ArchitecturesAdditional physical formats: Printed edition:: No titleDDC classification: 621.3815 Online resources: Click here to access online
Contents:
Introduction -- Literature Survey -- Motivational Example: MPEG-2 Encoder Design -- Target NoC Platform -- NoCPerformance Analysis -- Application-specific NoC Architecture Custimization using Long-range Links -- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip -- Design and Management of VFI Partition Networks-on-Chip -- Conclusion -- Bibliography -- Appendix A. Tools and FPGA prototype -- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform.
In: Springer eBooksSummary: Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.
    average rating: 0.0 (0 votes)
No physical items for this record

Introduction -- Literature Survey -- Motivational Example: MPEG-2 Encoder Design -- Target NoC Platform -- NoCPerformance Analysis -- Application-specific NoC Architecture Custimization using Long-range Links -- Analysis and Optimization of Prediction-based Flow Control in Networks-on-Chip -- Design and Management of VFI Partition Networks-on-Chip -- Conclusion -- Bibliography -- Appendix A. Tools and FPGA prototype -- Appendix B. Experiments using the Single-chip Cloud Computer (SCC) Platform.

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures. This book explores outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

There are no comments for this item.

Log in to your account to post a comment.